TECHNICAL PAPER



Improved transconductance multipath recycling folded cascode amplifier

Sudheer Raja Venishetty¹ · Kumaravel Sundaram²

Received: 15 March 2021 / Accepted: 30 March 2022 © The Author(s), under exclusive licence to Springer-Verlag GmbH Germany, part of Springer Nature 2022

Abstract

In this paper, an enhanced multipath recycling folded cascode (EMRFC) operational transconductance amplifier (OTA) is presented. In the proposed amplifier a high current node is created in the recycling structure by shorting the two drains of the current mirrors and a positive feedback at the output load are employed with multipath current recycling technique. With these modifications, the proposed amplifier achieves a high DC gain and unity gain bandwidth. The proposed EMRFC amplifier with conventional FC, RFC, and IRFC amplifiers are designed and implemented using UMC 180 nm CMOS technology for a total bias current of 300 μ A. The EMRFC amplifier exhibits a DC gain enhancement of about 40 dB as well as a 90 MHz increase in UGB compared to the conventional folded cascode configuration. Moreover, the inputreferred noise of the proposed OTA is also reduced. The simulations carried out in Cadence Spectre Environment confirm the theoretical results and illustrate that the proposed amplifier has a better figure of merits (FoMs) compared to its counterparts.

1 Introduction

In many high-speed analog applications like switched capacitive filters, converters, sample and hold circuits, the operational transconductance amplifier (OTA) is the major building block. The performance of the high-speed application depends upon the operational characteristics of the OTA. Hence, in recent times many of the researchers have proposed several techniques for designing these OTAs with wide bandwidth, larger gains, and slew rates with low noise. To deal with the consequences of scaling the technology down to the submicron process and to design high-performance OTAs, folded cascode amplifier is commonly used because of its high DC gain and larger swings. The design equations and processes of a fully differential folded cascode OTA for addressing the needs of inexperienced

Sudheer Raja Venishetty sudheerraja_v@vaagdevi.edu.in

Kumaravel Sundaram kumaravel.s@vit.ac.in

² Department of Micro and Nano Electronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, India analogue integrated circuit designers are described in Mallya and Nevin (1989) and considered to be the first of their kind. A transconductance, bandwidth, and slew rate enhancement technique based on current splitting and recycling is proposed in Mottaghi-Kashtiban et al. (2006) and termed as a recycling folded cascode amplifier (RFC) (Assaad and Silva-Martinez 2009). Further improvements in transconductance, unity-gain bandwidth of FC OTA is achieved in Yilei et al. (2012) by employing separate AC and DC paths and is named as improved recycling folded cascode amplifier (IRFC) (Li et al. 2010). The concept of positive feedback for the enhancement in DC gain by increasing the output impedance is utilized and discussed in Akbari et al. (2014). A current steering positive feedback is applied to RFC OTA in Kumaravel and Venkataramani (2014) for performance enhancement in terms of DC gain. The double recycling technique is proposed and adopted to RFC OTA in Yan et al. (2012) and the performance improvements are presented. A novel technique is addressed in Venishetty and Sundaram (2019) for enhancing DC gain by increasing output impedance and termed as modified recycling folded cascode amplifier (MRFC). An FC OTA in which all the transistors are operated in the sub-threshold region for achieving performance metrics with reduced power consumption is described in Ragheb and Kim (2017). High recycling

¹ Department of Electronics and Communication Engineering, Vaagdevi College of Engineering, Warangal, India

folded cascode OTA (HRFC) developed by shorting two drains of the current mirror transistors of recycling structure for enhancing DC gain, unity gain bandwidth is discussed (Yosefi 2019) and the enhanced results are presented in Feizbakhsh and Yosefi (2019). A high current recycling structure including separate AC and DC paths with positive feedback is discussed in Venishetty and Sundaram (2020) and presented simulation results illustrates the enhancements in DC gain, slew rate, and UGB. However depending upon the specifications requirement, several architectures are discussed and designed in (Razavi 2002; Allen and Holberg 2011).

This paper presents a novel multipath recycling technique with the high current node in the recycling structure and positive feedback at the output load for achieving enhancements in the output impedance, transconductance, which leads to achieve high DC gain, and unity-gain bandwidth (UGB).

The proposed paper is organized as follows: Sect. 2 discusses the conventional folded cascode (FC), recycling folded cascode (RFC), and improved recycling folded cascode (IRFC) OTA architectures. Section 3 presents the proposed EMRFC amplifier with detailed analysis for transconductance, output impedance, frequency response, slew rate, and noise using necessary design equations. Section 4 illustrates the simulation results and discussions, while conclusions are presented in Sect. 5.

2 Conventional FC, RFC, and IRFC OTA structures

For understanding the advantages of folded cascode topology, FC OTA and its modified versions RFC and IRFC OTAs are presented here from the state of art

literature. Figure 1 illustrates the folded cascode (FC) OTA , while RFC and IRFC are shown in Figs. 2 and 3 respectively. The major limitation of conventional folded cascode OTA shown in Fig. 1 is that the tail current sources M3 and M4 exhibits very high current and do not contribute to the overall transconductance of the OTA. To overcome this limitation at the folded node, modifications are proposed to the conventional FC OTA using current splitting and current recycling techniques, and the new architecture is termed as recycling folded cascode (RFC) OTA (Mottaghi-Kashtiban et al. 2006; Assaad and Silva-Martinez 2009). The current splitting principle is applied by splitting two input transistors M1 and M2 of FC OTA into four M1a, M1b, M2a, and M2b transistors which carry equal currents, while current recycling is implemented by converting tail current sources M3 and M4 of FC OTA into pair of current mirrors with a current-carrying ratios k: 1and is illustrated in Fig. 2. These modifications resulted in the enhancements of transconductance by (k+1)/2 times compared to FC and hence DC gain is also increased with enhanced power efficiency. Further, it is observed from the RFC topology, that the current mirrors formed by splitting input transistors for current recycling use the same path for AC and DC currents. The sharing of the same current path by both AC and DC counterparts has limited the further enhancement of transconductance and also made this technique inefficient for other OTA structures. This limitation of the RFC OTA is resolved by providing separate AC and DC paths in the recycling structure and the new OTA is termed as improved recycling folded cascode (IRFC) amplifier (Yilei et al. 2012; Li et al. 2010) and is illustrated in Fig. 3. As shown in Fig. 3, The transistors M3c-M11b and M4c-M12b carries pure DC currents while AC currents flow through M3a-M3b-M11a and M4a-M4b-M12a. From Mottaghi-Kashtiban et al. (2006);





Fig. 2 Recycling folded cascode amplifier (RFC) (Mottaghi-Kashtiban et al. 2006; Assaad and Silva-Martinez 2009)



Fig. 3 Improved recycling folded cascode amplifier (IRFC) (Yilei et al. 2012; Li et al. 2010)

Assaad and Silva-Martinez (2009), the effective transconductance (G_m) of FC, RFC, and IRFC OTAs are,

$$G_{m,FC} = g_{m1} \tag{1}$$

$$G_{m,RFC} = (k+1)g_{m1a} \tag{2}$$

$$G_{m,IRFC} = \left(p + \frac{p+1}{\alpha}\right)g_{m1} \tag{3}$$

From Eq. (1), Eq. (2), and Eq. (3), it can be inferred that with proper selection of p and α , IRFC can have improved performance when compared with RFC that achieves 2 times enhancement over FC. Besides its higher transconductance, IRFC has higher output impedance compared to FC and RFC OTAs, as smaller current flows through M3a and M4a. Hence with improved transconductance and larger output impedance, IRFC exhibits higher DC gain compared to its counterparts FC and RFC.

3 Proposed EMRFC Amplifier

In Yilei et al. (2012) and Li et al. (2010), improved recycling folded cascode amplifier (IRFC) is proposed to enhance the DC gain and unity gain bandwidth of the RFC amplifier by providing separate paths for AC and DC currents. As shown in Fig. 3, the DC path M11b-M3c, M12b-M4c can be utilized further for contributing to overall transconductance by driving the cascode transistors M11b and M12b of DC path from the small-signal inputs and converting the transistors M3c and M4c into a single compound transistor carrying double current compared to IRFC structure. Hence with this modification, the transistors M11b-M12b looks like the input pair of a differential amplifier and the compound transistor acts as a tail current source of the same. To maintain the separate AC and DC path, the transistors M11b and M12b are properly driven with Vin- and Vin+ inputs respectively. Therefore the advantage of achieving enhancement in transconductance by separate AC and DC paths as discussed in IRFC and as well current recycling from the differential pair formed by M11b-M12b can be utilized simultaneously. Hence three small-signal currents flow from folded node to the output, (1) Current flowing to the output from input transistor M1a via M5, (2) Current flowing from another input transistor M2b through the cross over current mirror M3a: M3b through M5 to the output, (3) Recycled current form M12b through current mirror M3a: M3b through M5 to the output. However, it can be observed from the proposed amplifier architecture that the gain of the input differential pair M1b-M2b is remained to be 1, because of diodeconnected current mirrors M3b-M11a and M4b-M12a transistors. Also, it can be observed that the transistors M9 and M10 are carrying larger currents but don't contribute to the overall transconductance. Hence the overall transconductance of the amplifier can be further increased by making transistors M3b-M11a, M4b-M12a, and M9-M10 contribute to the gain with the following modifications: 1. Creating a Node 'N' by shorting the drains of the current mirror transistors M3b and M4b. This node is referred to as a High Current Node since it carries twice the current . 2. By incorporating positive feedback at the output by driving the output transistors M9 and M10 with an incremental

small signal from the drains of M2b and M1b respectively. Therefore with the principles of multipath current recycling, high current node, and positive feedback, the complete architecture of the proposed amplifier is illustrated in Fig. 4 and is named as Enhanced Multipath Recycling Folded Cascode amplifier (EMRFC). With the proposed architecture, a gain of more than 30 dB is expected compared to FC, RFC, and IRFC amplifiers.

3.1 Performance characteristics of EMRFC

To achieve the maximum advantages of modifications proposed for the enhancements in the performance characteristics, the different current ratios among the transistors in the architecture are maintained properly and the same is illustrated in Fig. 4. The tail current $2I_B$ from M0 is equally distributed among the input transistors M1a-M1b-M2a-M2b, whereas the currents in the current mirror transistors are chosen in the ratios as, M3a: M3b = M4a: M4b = $(1 + p) : \alpha$. The current flowing from M9 and M10 are $pI_B/$ 2. The complete analysis of performance characteristics such as transconductance, output impedance, slew rate, and noise with necessary design equations for the proposed amplifier are presented in the following sections.

3.1.1 Small signal transconductance

The effective transconductance $(G_{m,EMRFC})$ of the proposed EMRFC amplifier shown in Fig. 4, can be obtained from the half circuit transistor model depicted in Fig. 5, which includes the effect of high current node N and also multipath recycling principle. Small signal analysis can be performed on the half circuit transistor model. The effective transconductance can be obtained by shorting the output node to ground and finding the expression for the short circuit current (I_{SC}) in terms of input voltage. The node voltage at the gate terminal of the current mirror transistor M3a termed as V_{gs3a} , can be calculated by considering the section of half circuit model shown in Fig. 5 and is illustrated in Fig. 6.

From Fig. 6, the node voltage V_{gs3a} is expressed as,

$$V_{gs3a} = -V_{in}^{-} (g_{m2b} + g_{m3c}) [r_{02b} \parallel r_{03c} \parallel r_{011}]$$
(4)

The current flowing through the current mirror transistor M3a (I_{ds3a}) is expressed as,

$$I_{ds3a} = -g_{m3a} V_{in}^{-} (g_{m2b} + g_{m3c}) [r_{02b} \parallel r_{03c} \parallel r_{011}]$$
(5)

Therefore the total short circuit current (I_{SC}) flowing through the output is expressed as,



Fig. 4 Proposed enhanced multipath recycling folded cascode amplifier (EMRFC)



Fig. 5 Half circuit transistor model of EMRFC with effect of node N and multipath recycling



Fig. 6 Section of half circuit transistor model of EMRFC for calculating V_{gs3a}

$$I_{SC} = I_{sd1a} - I_{ds3a} + I_{sd9}$$

= $g_{m1a} \cdot V_{in}^{+}$
+ $g_{m3a} \cdot V_{in}^{-} \cdot (g_{m2b} + g_{m3c}) [r_{02b} \parallel r_{03c} \parallel r_{011}]$
+ $g_{m9} \cdot V_{in}^{-} \cdot (g_{m2b} + g_{m3c}) [r_{02b} \parallel r_{03c} \parallel r_{011}]$ (6)

Hence the effective transconductance of the proposed EMRFC amplifier after substituting the current ratios as discussed earlier in Eq. (6) is,

$$G_{m,EMRFC} = g_{m1a} \cdot (g_{m2b} + g_{m3c})(1+2p) \cdot R_X$$
(7)

where $R_X = (r_{02b} \parallel r_{03c} \parallel r_{011})$

Out of Eq. (7), it can be concluded that, relative to traditional equivalents FC, RFC and IRFC OTAs, a substantial improvement in the transconductance of the proposed amplifier resulting in an increase of 30-40 dB in the DC gain is likely.

3.1.2 Output impedance

The output impedance of the proposed amplifier is enhanced by adopting positive feedback at the output as shown in Fig. 4. Positive feedback is applied by driving the gate terminals of M7 and M8 output cascode transistors from the folded node. To calculate the output impedance, an arbitrary voltage V_X is applied at the output and the current I_X is measured with input made to zero volts. The half circuit transistor model and its small-signal equivalent for deriving the expression of the output impedance of the proposed EMRFC amplifier is shown in Fig. 7.

From Fig. 7, the output impedance can be expressed as,

$$R_{out,EMRFC} = r_{07}(g_{m7} + g_{mb7})[r_{09} \parallel (r_{03a} + r_{09})]$$
(8)

 $\underline{\textcircled{O}}$ Springer

From Eq. (8), it is found that the output impedance of the proposed EMRFC amplifier is enhanced compared to conventional FC, RFC, and IRFC OTA. With these modifications, a DC gain of around 10-15 dB enhancement is likely to achieve compared to its counterparts.

The low frequency gain of any operational transconductance amplifier (OTA) is expressed as the product of effective transconductance and its output impedance. Hence the DC gain of the proposed EMRFC amplifier can be obtained from Eq. (7) and Eq. (8) as,

$$A_{V,EMRFC} = g_{m1a} \cdot (g_{m2b} + g_{m3c})(1 + 2p) \cdot R_X$$

$$\cdot r_{07}(g_{m7} + g_{mb7})[r_{09} \parallel (r_{03a} + r_{09})]$$
(9)

where g_{mi} is the transconductance of transistor m_i and r_{0i} is the drain to source resistance of the corresponding transistor m_i and $R_X = (r_{02b} \parallel r_{03c} \parallel r_{011})$.

3.1.3 Frequency response

The frequency response of the proposed EMRFC amplifier can be derived by considering its high-frequency model. It can be observed that the proposed EMRFC amplifier exhibits the dominant pole, P_1 at the output node with output capacitance approximately equivalent to load capacitance (C_L). The expression of the dominant pole is given by Eq. (10) as,

$$P_1 = \frac{1}{R_{out} \cdot C_{out}} \approx \frac{1}{R_{out, EMRFC} \cdot C_L}$$
(10)

where $R_{out,EMRFC}$ is the output impedance of the proposed amplifier expressed by Eq. (8).

Similarly, the proposed amplifier exhibits two nondominant poles P_2 , and P_3 one at the gate node of recycling current mirror transistor M3a and another one at the folded



Fig. 7 Equivalent model for output impedance calculation of EMRFC using positive feedback structure

node respectively. The expressions for these two nondominant poles P_2 and P_3 are given in Eq. (11) and Eq. (12) as,

$$P_2 \cong \frac{1}{\left(r_{02b} \| r_{03c} \| \left(r_{03b} \| \frac{1}{g_{m3b}}\right)\right) \cdot C_{gs1a}}$$
(11)

$$P_{3} \cong \frac{1}{\left(r_{01a} \parallel r_{03a} \parallel \frac{1}{g_{m5}}\right) \cdot C_{gs5}} \approx \frac{g_{m5}}{C_{gs5}}$$
(12)

The proposed amplifier also exhibits a zero because of the feed-forward path from input to output through the gatedrain capacitance C_{gd} of input transistor M1a, and can be expressed by Eq. (13) as,

$$Z_1 \cong \frac{g_{m1a}}{C_{gd1a}} \tag{13}$$

The unity-gain bandwidth (UGB) of the proposed amplifier can be defined as the product of DC gain given by Eq. (9) and dominant pole frequency given by Eq. (10) and is expressed as,

$$UGB = A_{V,EMRFC}.P_1$$

$$\cong \frac{g_{m1a}.(g_{m2b} + g_{m3c})(1+2p).R_X}{C_L}$$
(14)

where $R_X = (r_{02b} \parallel r_{03c} \parallel r_{011})$.

Hence from Eq. (14), it can be observed that the suitable selection of p will result in enhanced UGB compared to conventional FC, RFC, and IRFC for the same given current and load capacitance.

As given by Eq. (11) and Eq. (12), the poles P_2 , P_3 at the recycling current mirror node and folded node is related to NMOS transistors, hence should be located at a relatively high frequency. When compare to the poles of conventional FC, RFC, and IRFC at these nodes, the poles P_2 , and

 P_3 of the proposed amplifier are at lower frequencies. But because of the increased impedance at the recycling node i.e. at the gate of transistor M3a as shown in Fig. 4 results in a limitation related to the second pole P_2 of EMRFC. Hence this pole P_2 may disturb the dominant pole located at the output by moving to the frequencies less than the dominant pole. Therefore, the proposed EMRFC should be compensated to cancel the effect of this pole P_2 to improve phase margin. A simple RC compensation (Yosefi 2019) can be performed by connecting a resistor R in series with a capacitance C between the output node and the recycling current nodes at the gates of M3a and M4a transistors. Further, the resistors of the compensation circuit can be implemented by using simple pseudo transistors MP1 and MP2 that operate in the triode region, and the same is illustrated in Fig. 8.

The proper selection of R and C values will decrease the impedance at recycling nodes because, at high frequencies, the capacitor C provides a low impedance between outputs $(V_{out+,-})$ and gates of M3a-M4a moving the pole P_2 to high frequencies.



Fig. 8 RC compensation circuit employed in EMRFC between the outputs and nodes G3a and G4a

3.1.4 Slew rate

Slew rate (SR) is one of the main parameters used to study the settling time performance of the OTA. It is defined as the maximum rate of change of voltage to unit time at a given node within the circuit. Slew rate measures, how fast the circuit converts the input to output. Hence for a given amplifier, the higher is the slew rate faster will be the amplifier. A general approach for measuring the slew rate is to apply a large signal at the input and finding the current that charges and discharges the load capacitance.

Slewing process of the proposed EMRFC can be studied as follows: A large positive step input signal is applied at the inputs. When the input V_{in}^+ goes high, the input transistors M1a and M1b are forced to turnoff which in turn drives the transistors M4a, M4b, and M6 to cutoff which in turn switches off the transistor M2a. Hence the total tail current $2I_B$ from the transistor M0 is forced to flow through M2b which in turn mirrored to M3a with the current ratio $(1 + p) : \alpha$ from M3b. Similarly, the current from M2b is mirrored to M9 with a current ratio of p : 1. Hence M9 source current and M3a sink current flows through the load capacitance C_L resulting in the slewing. The slew rate of the proposed amplifier can be expressed as,

$$SR_{EMRFC} = \frac{(1+2p).2I_b}{\alpha.C_L} \tag{15}$$

From Eq. (15), it may be noted that the slew rate of the proposed amplifier EMRFC is also enhanced as transconductance. Therefore the small signal and large signal performance parameters are enhanced in the proposed EMRFC amplifier compared to conventional FC, RFC, and IRFC architectures from the state of art literatures.

3.1.5 Noise

In recent times, for the implementation of analog systems such as biomedical signal acquisition systems, low noise OTAs plays a crucial role. In an analog circuit, noise is considered as an undesired and random signal that disturbs the circuit performance and should be treated properly. The noise limits the signal in the circuit and tradeoffs with power, speed, and linearity. The noise currents in any analog circuit are classified to be either thermal or flicker noise. The thermal and flicker noise components of the proposed amplifier are found and examined separately. From Fig. 4, the transistors that contribute to the overall noise are M1a-M1b, M2a-M2b, M3a-M3b, M4a-M4b, M3c-M4c, and M9-M10. While the noise contributions from the cascode devices M5-M6, M7-M8, and M11-M12, are negligible. Therefore the input-referred thermal noise components of the proposed EMRFC amplifier is expressed as,

$$\bar{V}_{iT,EMRFC}^{2} = \frac{8k_{B}T\gamma}{G_{m,EMRFC}^{2}} \cdot \left[g_{m1a} + \left(\frac{1+\alpha+p}{\alpha}\right)g_{m3a} + g_{m9} + \left(\frac{1}{g_{m2b}} + \frac{1}{g_{m3c}}\right)\right]$$
(16)
$$\cdot G_{m,EMRFC}^{2}$$

Similarly, the input-referred flicker noise component of the proposed EMRFC amplifier is,

$$\overline{V_{if,EMRFC}^{2}} = \frac{2k_{fp}}{C_{ox}.f.G_{X}^{2}} \left[\frac{1}{(W.L)_{1a}} + \frac{k_{fn}}{k_{fp}} \cdot \left(\frac{1}{(W.L)_{3a}} + \frac{1}{(W.L)_{3b}} \right) \\ \cdot \left(\frac{g_{m3a}}{g_{m1a}} \right)^{2} + \left(\frac{g_{m9}}{g_{m1a}} \right)^{2} \cdot \frac{1}{(W.L)_{9}} \\ + \left(\frac{1}{(W.L)_{2b}} + \frac{1}{(W.L)_{3c}} \cdot \frac{k_{fn}}{k_{fp}} \right) \\ \cdot G_{X}^{2} \right]$$
(17)

where $G_X = (g_{m2b} + g_{m3c})(1+2p).R_X$ and $R_X = (r_{02b} \parallel r_{03c} \parallel r_{011}).$

From Eq. (16) and Eq. (17), it can be inferred that, when compared to its counterparts FC, RFC and IRFC, the proposed EMRFC amplifier's improved transconductance results in lower input-referred noise. Further reduction in the input-referred noise can be achieved by proper

Table 1 Amplifier transistors width (µm) for L=500nm

Device	FC	RFC	IRFC	EMRFC
M0	164.1	161.6	156.2	156.2
M1/M2	43.8	_	_	_
M1a/M1b/M2a/M2b	-	11.2	12.2	12.2
M3/M4	29.9	-	_	-
M3a/M4a	-	120	8.3	8.6
M3b/M4b	-	40	1.53	1.53
M3c/M4c	-	-	4.01	10.1
M5/M6	60.1	7.0	16.1	16.1
M7/M8	104.1	110	110	92.19
M9/M10	78.2	80	80	3.7
M11/M12	-	40	-	1.53
M11a/M12a	-	-	1.53	-
M11b/M12b	-	-	4.01	-
M13	_	_	-	8.2





Fig. 10 Small signal step response of amplifiers

selection of p, α , widths, and lengths of the noise contributing transistors.

3.1.6 Offset voltage

Many of the amplifiers exhibit nonzero output voltages even under zero input conditions leading to undesired distortion termed as "offset" which is systematic or random. This limitation of amplifiers is because of either improper selection of circuit topology or due to mismatch and process variations. Hence, to eliminate this distortion, a minimum input voltage is to be applied which is termed as input offset voltage. Pelgrom's mismatch model (Pelgrom et al. 1989) evaluates input offset voltage of any device in terms of its variance because of its random nature and is given by Eq. (18) as,



Fig. 11 Spectral density of input referred noise of FC, RFC, IRFC, and proposed EMRFC amplifiers

$$\sigma^2(V_{gs}) = \sigma^2(V_{TH}) = \frac{A_{V_T}^2}{W.L}$$
(18)

where A_{V_T} is the area proportionality constant for the threshold voltage V_{TH} and is given by process technology.

The input offset variance of the proposed EMRFC amplifier can be expressed as the sum of drain current variances of all the transistors at the output divided by the effective transconductance of the EMRFC amplifier and is expressed as,



Fig. 12 Frequency response of EMRFC amplifier at various process corners (FF, SS, and TT)

Table 2 Performance comparison of proposed EMRFC OTA with FC, RFC, and RFC OTAs	Parameter	FC	RFC	IRFC	EMRFC
	Supply Voltage (V)	1.8	1.8	1.8	1.8
	Technology (nm)	180	180	180	180
	M1a/M1b/M2a/M2b	_	11.2	12.2	12.2
	Current (μA)	300	300	300	300
	Capacitive load (C_L)	5	5	5	5
	DC Gain (dB)	60.9	62.8	70.53	99.59
	Unity gain bandwidth (MHz)	24.6	34.95	64.47	112.6
	Phase Margin (^{<i>o</i>})	88.42	79.92	81.27	65.6
	Slew Rate (V/µsec)	13.85	40.6	61.2	48.1
	Input referred noise (1 Hz–100 MHz) (μV_{rms})	220.48	201.3	141.7	112.6
	Input offset voltage (mV)	4.64	4.45	0.045	0.001
	FoM_1 (MHz.pF/mA)	410	573.5	1075	1877
	FoM_2 (V/ μ sec.pF/mA)	230.8	676.6	1020	777

 Table 3 Variation of performance characteristics at different process
 corners (SS, FF, and TT) for FC, RFC, IRFC and EMRFC amplifiers

Parameter	Amplifier	SS	FF	TT
	FC	33.4	19.9	60.9
DC gain	RFC	33.3	50.8	62.8
(dB)	IRFC	17.4	14.5	70
	EMRFC	63.4	68.9	99.5
	FC	17.4	29.4	24.6
Unity gain	RFC	22.4	44.7	34.9
bandwidth (MHz)	IRFC	36.1	68.3	64.4
	EMRFC	52.1	256.4	112.6
	FC	89.9	64.6	88.4
Phase margin	RFC	82.2	80.5	79.8
(deg)	IRFC	92.9	93.8	81.2
	EMRFC	58.71	9.20	65.6

$$\begin{split} \bar{V}_{if,EMRFC}^{2} &= \frac{2A_{VTp}^{2}}{G_{X}^{2}} \left[\frac{1}{(W.L)_{1a}} + \frac{\mu_{n}}{\mu_{p}} \cdot \left(\frac{L}{W}\right)_{1a} \cdot \frac{A_{VTn}^{2}}{A_{VTp}^{2}} \\ &\cdot \frac{(1+p)(1+p+\alpha)}{\alpha \cdot L_{3a}^{2}} + \left(\frac{L}{W}\right)_{1a} \cdot \frac{p}{L_{9}^{2}} \\ &+ \left(\frac{1}{(W.L)_{2b}} + \frac{1}{(W.L)_{3c}} \cdot \frac{A_{VTn}^{2}}{A_{VTp}^{2}}\right) \\ &\cdot G_{X}^{2} \right] \end{split}$$
(19)

From Eq. (19), it can be inferred that the input offset variance of the proposed EMRFC is lower than its counterparts because of enhancement in its transconductance compared to conventional FC, RFC, and IRFC OTAs.

4 Simulation Results

To validate the theoretical results presented so far in the previous sections and to demonstrate the enhancements achieved with the proposed modifications, the proposed EMRFC amplifier with its counterparts FC, RFC, and IRFC is implemented using UMC 180 nm CMOS process technology for a total bias current of 300 μ A at a supply voltage of 1.8 V. As illustrated in Figs. 1, 2, and 3, as per the state of art literature the bias currents in FC are in the ratio 1:1, while for RFC it is k: 1, whereas for IRFC the current splitting ratios are (1+p): $\alpha(1-p)$: $\beta(1-p)$. The current splitting ratio of the proposed EMRFC amplifier as shown in Fig. 4 is $(1 + p) : \alpha$. To achieve proper biasing conditions, the values of k, p, α, β for RFC and IRFC amplifiers are considered to be 3, 0.5, 0.5, and 0.5 respectively, whereas for EMRFC p, and α are selected to be 2 and 0.5 respectively. For ease of implementation, the length of all the transistors is selected to be 500 nm (Mal et al. 2011; Raja and Kumaravel 2017). Table 1 demonstrates the device sizes used for the implementation of FC, RFC, IRFC, and EMRFC amplifiers. A load capacitance of 5 pF with a compensation capacitance of 5 pF and resistance implemented by pseudo transistors MP1-MP2 of W/ L= 6 μ m/1 μ m that operates in triode region are used for simulation.

The AC frequency response of FC, RFC, IRFC, and proposed EMRFC amplifiers are illustrated in Fig. 9. From the simulations, it is observed that the proposed amplifiers

 Table 4
 Performance comparison of proposed EMRFC amplifier with state of art literatures

	Assaad and Silva-Martinez (2009)	Yilei et al. (2012)	Akbari et al. (2014)	Kumaravel and Venkataramani (2014)	Yan et al. (2012)	Venishetty and Sundaram (2019)	Yosefi (2019)	Venishetty and Sundaram (2020)	Proposed EMRFC
Supply voltage (V)	1.8	1.2	1.2	1.2	1	1.8	1.8	1.8	1.8
Technology (nm)	180	130	180	90	65	180	180	180	180
Current (µA)	800	300	300	560	800	300	1200	1200	300
Power (µW)	1440	360	360	672	800	540	2160	2160	540
Load capacitor (pF)	5.6	5.5	5	5.6	10	5	5	5	5
DC gain (dB)	60.9	64.9	65.5	62	54.5	76.24	73	79.47	99.59
Unity gain bandwidth (MHz)	134.2	76.2	146.9	164	203.2	74.71	247	285.8	112.6
Phase margin (°)	70.6	72.7	81.1	50	66.2	74.41	71	77.12	65.6
Input referred noise (μV_{rms})	48.5	98.5	51.6	_	25.8	139.2	137	185.4	112.6
Input offset voltage (mV)	7.6	-	-	_	-	5.9	1.83	0.07	0.001
Area (μm^2)	4958.2	1139	691	_	-	2760	725	_	5391
<i>FoM</i> ₁ (MHz.pF/ mA)	939.4	1228.3	2448	-	2540	1245	1029	1191	1877
FoM ₂ (V/µsec.pF/ mA)	658.7	379.5	1155	393	878.5	1067.5	525	809.1	777

exhibit a maximum DC gain of 99.59 which is about 40 dB larger than conventional FC OTA, about 37 dB greater than RFC, and around 20 dB larger than IRFC OTAs. Hence the enhancements achieved in transconductance and output impedance as per Eqs. (7) and (8) with the modifications proposed is validated. Further, it can also be observed that the unity-gain bandwidth of the EMRFC amplifier is 112.6 MHz, compared to FC, the UGB of EMRFC is increased by 4.5 times, while the enhancement is about 3.2 times and 1.75 times compared to RFC and IRFC amplifiers respectively which validates the Eq. (14). The phase margins of FC, RFC, IRFC, and EMRFC are found to be 88.4° , 79.9°, 81.2° , and 65.6° respectively. The reduction in a phase margin of EMRFC compared to conventional OTAs can be compensated by using simple RC circuits as

discussed in previous sections with proper selection of R and C Values.

The slew rate performance of the proposed amplifier can be studied by applying a large signal step of 1.8 V_{PP} at 1 MHz frequency by connecting the amplifier in unity gain mode. The step response of all the amplifiers is illustrated in Fig. 10. The slew rate of FC, RFC, IRFC, and EMRFC amplifiers are found to be 13.85 V/ μ sec, 40.6 V/ μ sec, 61.2 V/ μ sec, and 48.1 V/ μ sec. Hence it can be observed that, as stated by Eq. (15), the slew rate of the EMRFC amplifier is increased by 3.5 times and 1.18 times compared to FC and RFC amplifiers respectively.

Noise performance of the proposed amplifier with the conventional OTAs is studied through simulations and the spectral density of all the amplifiers is shown in Fig. 11. The integrated input-referred noise for the frequency range





of 1 Hz to 100 MHz of the proposed EMRFC amplifier is found to be 112.6 μV_{rms} , while it is 220.4 μV_{rms} , 201.3 μV_{rms} , and 141.7 μV_{rms} for FC, RFC, and IRFC amplifiers. The illustrated noise performance confirms the reduction of noise in the proposed amplifier resulted because of enhancement in the transconductance and the same is expressed by Eqs. (16) and (17).

The offset calculation of the proposed amplifier is performed by connecting the amplifier in the unity gain mode and the difference between the two input nodes is measured. The offset voltage of the proposed EMRFC amplifier is found to 1 μ V, which is very much smaller than the conventional OTAs.To study the performance of the proposed EMRFC amplifier under process variations, the AC frequency response of the proposed EMRFC amplifier at various process corners SS, FF, and TT is simulated and is illustrated in Fig. 12.

The performance comparison of the proposed EMRFC amplifier with FC, RFC, and IRFC OTAs is illustrated in Table 2. For the purpose of comparison, the simulated results are studied using two figure of Merits FoM_1 and FoM_2 and are expressed by using Eqs. (20) and (21) as,

$$FoM_1 = \frac{GBW.C_L}{I_D} \tag{20}$$

$$FoM_2 = \frac{SR.C_L}{I_D} \tag{21}$$

Table 3 illustrates the variation of performance characteristics at different process corners for FC, RFC, IRFC, and EMRFC amplifiers, while the performance comparison of the proposed EMRFC amplifier with the state of art literature is shown in Table 4. From Table 2 and 4, it can be inferred that the proposed amplifier exhibits high FoMs compared to FC, RFC, IRFC, and other OTAs. The layout of the proposed amplifier is illustrated in Fig. 13 and it occupies an area of 5391 μm^2 .

5 Conclusion

Enhanced multipath recycling folded cascode (EMRFC) operational transconductance amplifier (OTA) is presented in this paper. Design and theoretical analysis of the proposed amplifier is done for the performance parameters namely transconductance, DC gain, unity gain bandwidth, slew rate, noise, and input offset voltage. For comparison, the proposed EMRFC amplifier with conventional FC, RFC, and IRFC amplifiers are simulated using UMC 180 nm process technology in a cadence spectre environment. From the simulation results, it is observed that the proposed amplifier exhibits enhance transconductance, DC gain, unity gain bandwidth, noise, and input offset voltage performance compared to conventional OTAs from the state

of art literature. Since the proposed amplifier exhibits reduced input-referred noise compared to FC, RFC, and IRFC amplifiers, this can be used as a preamplifier in biomedical applications.

References

- Akbari M, Biabanifard S, Asadi S, Yagoub MC (2014) Design and analysis of dc gain and transconductance boosted recycling folded cascode ota. AEU Int J Electron Commun 68(11):1047–1052
- Allen PE, Holberg DR (2011) CMOS analog circuit design. Elsevier, Amsterdam
- Assaad RS, Silva-Martinez J (2009) The recycling folded cascode: a general enhancement of the folded cascode amplifier. IEEE J Sol State Circ 44(9):2535–2542
- Feizbakhsh SV, Yosefi G (2019) An enhanced fast slew rate recycling folded cascode op-amp with general improvement in 180 nm cmos process. AEU Int J Electron Commun 101:200–217
- Kumaravel S, Venkataramani B (2014) A current steering positive feedback improved recycling folded cascode ota. Int J Electr Comput Electron Commun Eng 8(3):533–541
- Li Y, Han K, Tan X, Yan N, Min H (2010) Transconductance enhancement method for operational transconductance amplifiers. Electron Lett 46(19):1321–1323
- Mal AK, Todani R, Hari OP (2011) Design of tunable folded cascode differential amplifier using pdm. In: 2011 IEEE Symposium on Computers and Informatics, IEEE, pp 296–301
- Mallya S, Nevin JH (1989) Design procedures for a fully differential folded–cascode cmos operational amplifier. IEEE J Sol State Circ 24(6):1737–1740

- Mottaghi-Kashtiban M, Hadidi K, Khoei A (2006) Modified cmos opamp with improved gain and bandwidth. IEICE Trans Electron 89(6):775–780
- Pelgrom MJ, Duinmaijer AC, Welbers AP (1989) Matching properties of mos transistors. IEEE J Sol State Circ 24(5):1433–1439
- Ragheb A, Kim H (2017) Ultra-low power ota based on bias recycling and subthreshold operation with phase margin enhancement. Microelectron J 60:94–101
- Raja VS, Kumaravel S (2017) Design of recycling folded cascode amplifier using potential distribution method. In: 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), IEEE, pp 1–5
- Razavi B (2002) Design of analog CMOS integrated circuits. Tata McGraw-Hill Education, New York
- Venishetty SR, Sundaram K (2019) Modified recycling folded cascode ota with enhancement in transconductance and output impedance. Turk J Elect Eng Comput Sci 27(6):4472–4485
- Venishetty SR, Sundaram K (2020) Design and analysis of modified recycling folded cascode amplifier with improved transconductance and slew rate. Eng Appl Sci Res 47(4):430–438
- Yan Z, Mak PI, Martins R (2012) Double recycling technique for folded-cascode ota. Analog Integrated Circ Signal Process 71(1):137–141
- Yilei L, Kefeng H, Na Y, Xi T, Hao M (2012) Analysis and implementation of an improved recycling folded cascode amplifier. J Semicond 33(2):025002–7
- Yosefi G (2019) The high recycling folded cascode (hrfc): a general enhancement of the recycling folded cascode operational amplifier. Microelectron J 89:70–90

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

ARTICLE IN PRESS

Materials Today: Proceedings xxx (xxxx) xxx



Materials Today: Proceedings

journal homepage: www.elsevier.com/locate/matpr



Efficient method to identify hidden node collision and improving Quality-of-Service (QoS) in wireless sensor networks

B. Vijay Kumar^{a,*}, Syed Musthak Ahmed^b, Mahendhra Nanjappa Giri Prasad^a

^a JNTUA Anantapuramu, A.P, India

^bS R Engineering College, Warangal, Telangana, India

ARTICLE INFO

Article history: Available online xxxx

Keywords: Hidden-node problem Energy-efficiency Quality-of-service (QoS) Wireless sensor networks (WSNs)

ABSTRACT

The proposed approach is designed to boost the IEEE 802.15.4 / ZigBee-based WSN streaming efficiency by introducing multipurpose routing. We investigate how those networks can be designed in order to achieve optimum throughput using computational models to explain intra-track and inter-track interference in multipath routing networks. One mode of action in particular – Spatial-TDMA (S-TDMA), Zig Bee dependent WSNs, will greatly reduce the amount of interference, both in one- and multi-track environments. It is also seen that two-way networks can be stronger than their one-way counterparts by means of deliberately selected implementation parameters. Finally, a greater degree of spatial isolation between the routes used indicates improved average efficiency in multi-path scenarios. The simulation is one of our results.

© 2021 Elsevier Ltd. All rights reserved.

Selection and peer-review under responsibility of the scientific committee of the International Conference on Nanoelectronics, Nanophotonics, Nanomaterials, Nanobioscience & Nanotechnology.

1. Introduction

There are various types of WSN implementations and there may be different service standard (quality of service) specifications (QoS)[1]. Both WSN systems, however, benefit from increased network performance, less delay in communication, and longer system life.Inside WSNs, QoS is very difficult due to two major challenges:The normally severe limitations of wsn nodes and the extensive architecture of WSNs, as well as resources, networking and computational capabilities.Fig. 1.Fig. 2.

The most interdependent QoS properties will degrade any one of them.This occurs in wireless networking, where a node from a wireless access port, but not from other nodes attached to that access point, is accessible (AP). WLAN refers to nodes beyond all nodes or group of nodes. A loop point of entry through a certain location with many nodes. Nodes cannot communicate with each other because nodes have no physical connection, but each node is different from the AP. In addition, RTS/CTS packages measure the profitability of a traffic segment[3]. In comparison with the hidden stations. A radio domain could be a logical split between

* Corresponding author.

E-mail address: vijaykumar_b@vaagdevi.edu.in (B. Vijay Kumar).

the network and the information layer linking all the nodes. A transmitted domain may be found in the same LAN segment.

A variety of related computer network aspects which allow for transport in line with special requirements are defined in Service Quality (QoS)[2]. In practise, a vast range of innovations are introduced to make computer networks as useful as mobile networks to support the new technology with even tougher coverage requirements.

The H-NAMe is a simple but efficient mechanical distribution which addresses the hidden node problem in WSNs. H-NAMe is based on a grouping technique, which splits each WSN cluster into un-hidden node groups, then scales into many clusters with the strategy of cluster grouping, without intervening in the transmission between overlapping clusters^[6].The test bed demonstrates how sustainable an H-NAMe is to boost network performance and the likelihood that output will be transmitted double the sum of H-NAMe[8]. The downside of the secret node was shown to be a significant disadvantage, which lowered the performance of the wireless network[5]. The use of wireless/mobile networking can benefit tremendously or impose industrial applications, including plant automation, project management and quality control. When virtual networks appear to be universal, largely distributed and embedded into their physical environments [7], all things are continuously tracked and managed everywhere.To be

https://doi.org/10.1016/j.matpr.2021.05.498

2214-7853/© 2021 Elsevier Ltd. All rights reserved.

Selection and peer-review under responsibility of the scientific committee of the International Conference on Nanoelectronics, Nanophotonics, Nanomaterials, Nanobioscience & Nanotechnology.

Please cite this article as: B. Vijay Kumar, S. Musthak Ahmed and Mahendhra Nanjappa Giri Prasad, Efficient method to identify hidden node collision and improving Quality-of-Service (QoS) in wireless sensor networks, Materials Today: Proceedings, https://doi.org/10.1016/j.matpr.2021.05.498



B. Vijay Kumar, S. Musthak Ahmed and Mahendhra Nanjappa Giri Prasad



Fig. 1. System Architecture.



Fig. 2. Data flow Diagram.

cost-effective, small-scale, must be the main components of such systems[4]. Context analysis is a process in which the environment an organisation exists is analysed. The main subject of environmental scan is the macroatmosphere of the industry. However the whole business atmosphere, the internal and external climate take into consideration the context analysis. This can be an important part of business architecture.

2. System architecture

2.1. Existing system

The Head of Cluster (CH) holds a list of groups for nodes. Following receiving a message from the N node with the list of its two-way neighbours, CA initiates an assignment of a group group, in conjunction with its neighbourhood list and available resources, to theoretically assign the node to a given group. Any new node joining the network does not know the node groups and causes a hidden node crash [10].

The key goal is to design a mechanism using an established model, which is the paradigm of groupings in a way:

• It addresses the dilemma of the secret node in multimedia networks

• The protocol stack will be introduced and built-in.

• Returns compatibility with these requirements for the protocol.

2.2. Proposed system

The Head of Cluster (CH) holds a list of groups for nodes. Following receiving a message from the N node with the list of its

Materials Today: Proceedings xxx (xxxx) xxx

two-way neighbours, CA initiates an assignment of a group group, in conjunction with its neighbourhood list and available resources, to theoretically assign the node to a given group. Any new node joining the network does not know the node groups and causes a hidden node crash [10].

The key goal is to design a mechanism using an established model, which is the paradigm of groupings in a way:

• It addresses the dilemma of the secret node in multimedia networks

• The protocol stack will be introduced and built-in.

• Returns compatibility with these requirements for the protocol.

3. Group assignment algorithm

There are a number of nodes and a number of paths. Any node can be assigned to perform any path, incurring some cost that may vary depending on the assignment [5]. It is required to perform all paths by assigning exactly one node to each path in such some way that the overall price of the assignment is reduced [10].

3.1. Data flow Diagram

- Node Generation
- Analysis of Neighbor Node
- File Transfer
- Query response
- Secure transformation

3.1.1. Node generation

A node can be an organisation, a delivery purpose or a terminus of communication. The node description depends on the abovementioned network and protocol layer. An operational electronic system connected to the network is a physical network node that can trigger, receive or transmit information through a channel of communication. A MAC address must be included for each LAN or WAN node, normally for each network interface controller it has.

A tree can be retrospectively identified as a node array where each node is a value-consistant data structure with a list of nodes that does not repeat any node. Interior nodes are equipped with a variable number of child nodes within a predefined set. The number of children nodes changing as data is added or discharged from a node. Internal nodes can even be connected or broken to preserve the predefined set.

3.1.2. Analysis Neighbor node

In a finite element context, it is often useful to have fast access to the objects which are "around" a certain node. This can be achieved by storing on each node the list of all of the nodes and elements which are close to it. The creation of a list of neighbor nodes and elements implies a no negligible price in terms of memory occupation [9]. A method is provided so as to ease the generation of the lists once required. Neighbor-joining takes as input a distance matrix specifying the space between every combine. The algorithm starts with a totally unresolved tree, whose topology corresponds to it of a star network.

3.1.3. File transfer

Data sharing is a common concept used in a data network such as the internet to transmit information. Many ways to relay file over a network are possible and Protocols are available. Computers that offer a file sharing facility are commonly referred to as file servers. The data transfer is called uploading or copying, depending on

ARTICLE IN PRESS

B. Vijay Kumar, S. Musthak Ahmed and Mahendhra Nanjappa Giri Prasad

the viewpoint of the user. Data transfer is becoming more and more carried out for the business using File Transfer Controlled.

3.1.4. Query response

The response will be given by the responder to the sower after that the sower will be forwarded that message to the initiator. If the initiator confirms that the response message then the sower will forward that to the responder, hence the sower acts an agent between the initiator and the responder. The answer and forecast response are the values of the dependent variable determined by regression parameters and the experimental variable's value. However, the values of the two answers are the same, their measured variances vary entirely.

3.1.5. Secure transformation

Following a clarification from the initiator, the requested file would then be transmitted via the sower to the respondent. The design of systems which require rigorous handling of doable disrupting sources, ranging from natural catastrophes to malicious actions. Its key aim is to facilitate the supply of software solutions to fulfil pre-defined practical and customer specifications, with an additional layer to avoid abuse and malicious behaviour. it is like most device engineering companies.

Data Transmission Select Selection Source Selected Source nid_1 Destination Select destination nid_7 Next

Fig. 3. Node Creation with Coverage Area.



Node Table Calculation

4. Simulation results

Basically, the deficiency in service quality (QoS) masks the node problem, which in turn impacts network performance, message



Fig. 5. Distance between a source node to another nodes.



Fig. 6. Detecting shortest path and identify the hidden node.



Fig. 4. Data transmission from source node to destination node.

Fig. 7. Removing the hidden node after filtering the nodes.

B. Vijay Kumar, S. Musthak Ahmed and Mahendhra Nanjappa Giri Prasad



Fig. 8. Source node selects the data file.

OgEDbaaaaalaa Haa aachaaaa alaabaacaabaa Gwwolka,aaa TalkWolls8-290(5248)am 3 mm aka"auq56Haa'ha2xabaa,azze (Godite-sabAabaaceacaa) Aaam eaa3asaaaaa,Baó∳aa^aaapaV	Set out to improve the streaming perform ZigBee-based WSNs through the deplo Namely, using analytical models to des interference in networks deploying multi we examine how such networks should to achieve optimal throughput. We first show that under one particular Spatial-TDMA (5-TDAK) = ZigBee-base reduce the level of interference, both in multi-path settings, and thus maximize

Fig. 9. Destination node received the data file.

latency, consumption of energy and reliability. The System for the Prevention of Secret Nodes (H-NAMe) has been introduced. The first step is that the coverage area must be identified or defined, given the number of nodes in Fig. 3. Pick the source node (node 1) and the destination node (node 7). The next step is to evaluate the surrounding node for data transmission in Fig. 4.

Identify the shortest path that a lead to performance improvement, here the path is 1–5-3–7. But while transferring the data, the hidden node appears and the path is diverted. But the hidden node identified as node 5 is presented in Fig. 6, and the table is depicted in Fig. 5.

This hidden node can be filtered and thus established a clear path between source to destination nodes is presented in Fig. 7. As a final verification, before transmitting the data, the data is encrypted and is transmitted is presented in Fig. 9 Thus by filtering the hidden node, the data was received correctly without delay, which indirectly proves that there is no collision occurred during transmission.Fig. 8.

5. Conclusion

We prove that the networks deploying multipath routing achieve greater streaming performance than their linear network counterparts. In particular, it has been demonstrated that multipath routing can be increase in the overall packet throughput, Materials Today: Proceedings xxx (xxxx) xxx

and thus can be a preferred routing method in WSNs involving data streaming applications. We use of simulations networks deploying multipath routing can provide a significant increase in performance over single-path networks, we have not provided a protocol which automates the process of zone-disjoint path creation and optimal spatial separation for any given network.

A effective, realistic and scalable approach to synchronised WSN clusters. The Group Access time is defined according to the Group ID field which identifies the group node. A simplistic yet effective solution to the hidden node problem, which constitutes a significant impairment of QoS in wireless networks and especially for WSNs. It prevents secret node collisions in synchronised WSNs with containment-based MAC protocols. We are proposing a Hidden-Node Evasive (H-NAMe) method for the prevention of WSNs, very straightforward but extremely effective. This method was proposed to extend the distributed peer-to-peer network, [11] known as the multi-access multi-tone (RI-BTMA) and dual inhabited tone multiple access[12]. (RI-BTMA)

CRediT authorship contribution statement

B. Vijay Kumar: Conceptualization, Methodology, Software, Visualization, Writing - original draft. **Syed Musthak Ahmed:** Data curation, Supervision, Software. **M.N. Giri Prasad:** Validation, Writing - review & editing.

Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

References

- B. Raman, K. Chebrolu, Censor networks: A critique of "sensor networks" from a systems perspective, ACM SIGCOMM Comput. Commun. Rev. 38 (3) (2008) 75–78.
- [2] Anuj Kumar Singh and Pramod Kumar, "Advancement in Quality of Services in Wireless Sensor Networks" 3rd International Conference On Internet of Things, Smart Innovation and Usages (IoT-SIU) (2018), 978-1-5090-6785-5/18/\$31.00 © 2018 by IEEE.
- [3] K. Xu, M. Gerla, and S. Bae, "How effective is the IEEE 802.11 RTS/CTS handshake in ad hoc networks?," in Proc. Global Telecomm.Conf. (GLOBECOM02), 2002, vol. 1, pp. 72-76.
- [4] Wakee U Ddin and Bilal M. Khan "Improved quality of service in wireless sensor Network with mobile sink" 17th IEEE International Multi Topic Conference 2014.
- [5] L. Hwang, "Grouping strategy for solving hidden node problem in IEEE 802.15.4 LR-WPAN," in Proc. IEEE 1st Int. Conf. Wireless Internet (WICON05), Budapest, Hungary, 2005, pp. 26-32.
- [6] A. Koubâa, A. Cunha, and M. Alves, "A time division beacon scheduling mechanism for IEEE 802.15.4/ZigBee cluster-tree wireless sensor networks," in Proc. 19th Euromicro Conf. Real-Time Systems (ECRTS07), Pisa, Italy, Jul. 2007, pp. 125-135.
- [7] J.A. Stankovic, I. Lee, A. Mok, R. Rajkumar, Opportunities and obligations for physical computing systems, IEEE Computer 38 (11) (2005) 23–31.
- [8] A. Koubâa, R. Severino, M. Alves, E. Tovar, H-NAMe: Specifying, implementing and testing a hidden-node avoidance mechanism for wireless sensor networks, Tech, Rep. HURRAY-TR-071113, Nov. (2007).
- [9] Adwan Alanazi and Khaled Elleithy "Optimized Node Selection Process for quality of service provisioning over wireless multimedia sensor networks" Second International Conference on Mobile and Secure Services (MobiSecServ) 2016.
- [10] A. Koubaa, R. Severino, MÁrio Alves, E. Tovar, Mário Alves, and Eduardo Tovar "Improving Quality-of-Service in Wireless Sensor Networks by Mitigating "Hidden-Node Collisions"", Transactions on Industrial Informatics, Special Issue on Real-Time and Embedded Networked Systems, IEEE. 5 (3) (2009) 299– 313.
- [11] C. S. Wu and V. O. K. Li, "Receiver-initiated busy-tone multiple access in packet radio networks," in Proc. ACM Workshop on Frontiers in Comput. Commun. Technol., Stowe, Vermont, 1987, pp. 336-342
- [12] Z.J. Haas, Jing Deng, Dual busy tone multiple access (DBTMA)-A multiple access control scheme for ad hoc networks, IEEE Trans. Commun. 50 (6) (2002) 975–985.



Home / Archives / Vol. 64 No. 2 (2021) / Articles

Mobility Aware Trust Assessment Multipath Routing (Matar) For Mobile Adhoc Networks

P. Shailaja, Prof. C. V. Guru Rao

Abstract

A Mobile Adhoc Network (MANET) is an autonomous infrastructureless network that is self-organized by mobile nodes communicating with each other dynamically and freely. In such kind of environments, security provision is a challenging task. Due to the mobility, the mobile nodes moves out and in of radio frequency range which results in the link breakages followed by packet drops. For a packet drop, confusion will arise whether it was happened due to mobility or due to compromised node and results is more number of false positives and less Quality of Service. To overcome these problems, in this paper, a new routing mechanism called as Mobility Aware Trust Assessment Routing (MATAR) is proposed. In MATAR, each node measured its neighbor node's trustworthiness with respect to its packet forwarding history. Both direct and recommended trusts are evaluated here and also linked the total trust with the mobility of respective node. In this approach, the route trust is computed by the integration of individual intermediate node's trustworthiness. Further, a trust application is defined with respect to five node classes which helps in the provision of an alternative nodes and results in the QoS preservation. An extensive Simulation experiments are performed over the proposed model and the performance is measured through Malicious Detection Rate, Throughput and Routing Overhead. The results show that the MATAR improves the Quality of Service along with accurate detection of malicious nodes.

🔒 PDF

Issue

Vol. 64 No. 2 (2021)

10/27/24, 4:31 PM

Section

Articles



Make a Submission

Downloads

Copyright Transfer Form

Paper Template

Important Links

Home
Aims and Scope
Paper Topics
Call for Papers
Instructions for Authors
Archive
Download
Ethics & Policies
Publication Ethics and Publication Malpractice Statement

Peer Review Policy

Plagiarism Policy

Copyright, Grants and Ownership Declaration

Refund Policy

Open Access Overview

Open Access License

Permissions

World Health Organization Public Service Announcement

Google



STAY HOME. SAVE LIVES.

Help stop coronavirus

- 1 STAY home as much as you can
- 2 KEEP a safe distance
- 3 WASH hands often
- 4 COVER your cough
- 5 SICK? Call ahead

General public health information

Subscription

Login to access subscriber-only resources.

Copyright © by Solid State Technology

SPRINGER NATURE Link

Log in

∑ Menu

Q Search

🖵 Cart

Home > Advanced Informatics for Computing Research > Conference paper

Crypto Key Protection Generated from Images and Chaotic Logistic Maps

| Conference paper | First Online: 20 June 2021

| pp 253–262 | Cite this conference paper



Advanced Informatics for Computing Research

(ICAICR 2020)

Kalyanapu Srinivas, V. Janaki, V. Shankar & P. KumarSwamy

Part of the book series: <u>Communications in Computer and Information Science</u> ((CCIS,volume 1394))

Included in the following conference series:
International Conference on Advanced Informatics for Computing Research

300 Accesses **1** Citations

Abstract

Cryptography is a mechanism used for protection of valuable information from unacceptable users in the networking world. It's a challenging task to protect such assets from illegal users. This necessitated for the development of Cryptographic techniques to provide security as large volumes of digital data traveling through the shared media. These techniques range from traditional security systems to crypto image techniques. This brings forward to focus on cryptographic techniques that have strong algorithm and strong key. The strength of any crypto algorithm depends on the strongness of the crypto key used. Therefore, both the algorithm technique and key generation methodology are equally important. This motivated to propose and concentrate on a novel scheme that includes crypto key generation and crypto key protection where the protected key and its methodology cannot be traced by an ineligible user.

1 This is a preview of subscription content, log in via an institution [2] to check access.



∧ Chapter	EUR 29.95 Price includes VAT (India)
Available as PDF Read on any device Instant download Own it forever	
Buy Chapter	
✓ eBook	EUR 42.79
✓ Softcover Book	EUR 49.99
Tax calculation will be finalised at checkout Purchases are for personal use only	t
Institutional subscriptions →	

Similar content being viewed by others



A Review on Chaotic Scheme-Based Image Encryption Techniques



<u>Two-Way Encryption</u> and Decryption <u>Technique Using Chaotic</u> <u>Maps</u>



New Encryption Algorithm for Secure Image Transmission Through Open Network

Chapter © 2021

Chapter © 2019 Article

Article 31 January 2022

References

1. Halevi, S., Krawczyk, H.: One-pass hmqv and asymmetric key-wrapping. Public Key Cryptography – PKC 2011, pp. 317–334 (2011)

Google Scholar

 Hu, Y., Liao, X.F., Wong, K.K., et al.: A true random number generator based on mouse movement and chaotic cryptography, Chaos, Solitons and Fractals, pp. 2286–2293 (2009)

Google Scholar

 Rogaway, P., Shrimpton, T.: Deterministic authenticated-encryption: a provable-security treatment of the key-wrap problem. In: Vaudenay, S. (ed.) EUROCRYPT 2006. LNCS, vol. 4004, pp. 373–390. Springer, Heidelberg (2006). <u>https://doi.org/10.1007/11761679_23</u>

Chapter Google Scholar

4. Li, X., Guangzhou, Z., Zhang, G., Liao, Y.: Chaos-based true random number generator using image. In: International Conference. Published in Computer Science and Service System (CSSS), IEEE-2011, pp. 27–29. IEEE, Nanjing, China (2011)

Google Scholar

5. François, M., Grosges, T., Barchiesi, T., Erra, R.: Image encryption algorithm based on a chaotic iterative process. J. Appl. Math. **3**, 1910–1920 (2012)

6. Kester, Q.A.: Image encryption based on the RGB PIXEL transposition and shuffling. Int. J. Comput. Network Inf. Secur. **7**, 43–50 (2013). https://doi.org/10.5815/ijcnis.2013.07.05

Article Google Scholar

7. Odeh, A., Abu-Errub, A., Awad, M.: Symmetric key generation method using digital image. IJCSI Int. J. Comput. Sci. Issues Scopus Indexed J. **12**(2), 254 (2015)

Google Scholar

8. Venckauskas, A., Nanevicius, P.: Cryptographic key generation from Finger Vein. Int. J. Eng. Sci. Res. Technol. 2(4), 733–738 (2013). ISSN: 2277–9655

Google Scholar

9. Gennaro, R., Halevi, S.: More on key wrapping. In: Jacobson, M.J., Rijmen, V., Safavi-Naini, R. (eds.) SAC 2009. LNCS, vol. 5867, pp. 53–70. Springer, Heidelberg (2009). https://doi.org/10.1007/978-3-642-05445-7_4

Chapter Google Scholar

- Andrew, B.J., Teoha, D.C., Ngoa, L., Gohb, A.: Personalised cryptographic key generation based on Face Hashing. Elsevier Computers and Security, vol. 23, pp. 606–614 (2004).
 www.elsevier.com
- **11.** Srinivas, K., Janaki, V.: A study on image based authentication in automated security system. Int. J. Innov. Comput. Sci. Eng. **5**(1), 64–69 (2015)

Google Scholar

Patidar, V., Sud, K., Pareek, N.K.: A pseudo random bit generator based on chaotic logistic map and its statistical testing. Informatica, Scopus Indexed J. 33(4), 441–452 (2009)

Google Scholar

13. Srinivas, K., Janaki, V.: Crypto key generation from selected portion on an image with CRT. Int. J. Eng. Technol. (IJET) **9**(4), 2929–2940 (2017)

Article Google Scholar

14. Srinivas, K., Janaki, V.: A crypto key generation from an image with application of CRT. Int. J. Pharm. Technol. (IJPT) 9(2), 30174–30183 (2017)

Google Scholar

15. Srinivas, K., Janaki, V.: Symmetric key generation algorithm using image based chaos logistic maps. Int. J. Adv. Intell. Paradigms. Inderscience Publishers (2018). ISSN (online): 1755–0394, ISSN (print): 1755–0386

Google Scholar

Author information

Authors and Affiliations

KITS, Warangal, India Kalyanapu Srinivas & V. Shankar

VCE, Warangal, India V. Janaki

SR University, Warangal, India P. KumarSwamy

Editor information

Editors and Affiliations

Papua New Guinea University of Technology, Lae, Papua New Guinea Ashish Kumar Luhach

Namibia University of Science and Technology, Windhoek, Namibia Dharm Singh Jat

Universiti Malaysia Pahang, Pekan, Pahang, Malaysia Kamarul Hawari Bin Ghazali

University of Eastern Finland, Kuopio, Finland Xiao-Zhi Gao

Saint Mary's University, Halifax, NS, Canada Pawan Lingras

Rights and permissions

Reprints and permissions

Copyright information

© 2021 Springer Nature Singapore Pte Ltd.

About this paper

Cite this paper

Srinivas, K., Janaki, V., Shankar, V., KumarSwamy, P. (2021). Crypto Key Protection Generated from Images and Chaotic Logistic Maps. In: Luhach, A.K., Jat, D.S., Bin Ghazali, K.H., Gao, XZ., Lingras, P. (eds) Advanced Informatics for Computing Research. ICAICR 2020.

Crypto Key Protection Generated from Images and Chaotic Logistic Maps | SpringerLink

Communications in Computer and Information Science, vol 1394. Springer, Singapore. https://doi.org/10.1007/978-981-16-3653-0_21

.RIS ± .ENW ± .BIB ±

DOI	Published	Publisher Name
https://doi.org/10.1007/97	20 June 2021	Springer, Singapore
8-981-16-3653-0_21		
Print ISBN	Online ISBN	eBook Packages
978-981-16-3652-3	978-981-16-3653-0	Computer Science
		Computer Science (R0)

Publish with us

Policies and ethics [7

SPRINGER NATURE Link

Log in

 \equiv Menu

Q Search

🔆 Cart

Home > Advanced Informatics for Computing Research > Conference paper

An Imperative Diagnostic Framework for PPG Signal Classification Using GRU

| Conference paper | First Online: 20 June 2021

| pp 606-621 | Cite this conference paper



Nimmala Mangathayaru M, B. Padmaja Rani, V. Janaki, Shilhora Akshay Patel, G. Sai Mohan

& <u>B. Lalith Bharadwaj</u>

Part of the book series: <u>Communications in Computer and Information Science</u> ((CCIS,volume 1393))

Included in the following conference series:
International Conference on Advanced Informatics for Computing Research

982 Accesses **1** <u>Citations</u>

Abstract

Cardiovascular disease are one of the leading causes of an increase in the mortality rate due to irregular heart beats. Photoplethysmogram (PPG) technique is one of the noninvasive evaluation of blood pressure (BP) offers a reliable, feasible, and cost-efficient solution than other conventional techniques. PPG technique is highly induced by motion artifacts and its characteristics depend on the physiological condition of the person. While the collection of data, the PGG must be calibrated. In this research, a novel approach using a dual-tree complex wavelet transform (DT-CWT) based feature extraction technique with GRU network for the classification of hypertension is proposed. DT-CWT gives shift invariance compared to Continuous wavelet transforms and dual tree structure helps to extract the real and imaginary coefficients of the features. DT-CWT helps to integrate the signal patterns even disintegrating them during testing procedure. Further, these extracted features are fed into a variant neural architecture consisting of sequential GRU layers stacked over fully connected dense layers. It is observed, utilizing GRU layers led to extract precise features for sequential signal data by out-performing existing models. The proposed model attained an state-ofthe-art accuracy score of 98.82% on BIDMC-PGG dataset by overhauling existing loops in research.

1 This is a preview of subscription content, log in via an institution [2] to check access.





Similar content being viewed by others







An Imperative Diagnostic Framework for PPG Signal Classification Using GRU | SpringerLink

Novel wavelet neural	Optimized deep neural	Noninvasive Blood	
network algorithm for	network models for	Pressure Measurement	
continuous and noninvasive dynamic	blood pressure classification using	Based on Photoplethysmography	
Article 25 September 2015	Article 24 June 2023	Chapter © 2018	

References

 Gabb, G.M., Mangoni, A.A., Anderson, C.S., et al.: Guideline for the diagnosis and management of hypertension in adults – 2016. Med. J. Aust. 205(2), 85–89 (2016). https://doi.org/10.5694/mja16.00526

Article Google Scholar

2. Allen, J.: Photoplethysmography and its application in clinical physiological measurement. Physiol. Measur. **28**(3), R1 (2007)

Google Scholar

3. Mendis, S., et al.: Global atlas on cardiovascular disease prevention and control. World Health Organization (2011)

Google Scholar

Chobanian, A.V., et al.: The seventh report of the joint national committee on prevention, detection, evaluation, and treatment of high blood pressure. Hypertension 42, 1206–1252 (2003)

Article Google Scholar

5. Mukkamala, R., et al.: Toward ubiquitous blood pressure monitoring via pulse transit time: theory and practice. IEEE Trans. Biomed. Eng. 62(8), 1879–1901 (2015). https://doi.org/10.1109/TBME.2015.2441951

Article Google Scholar

Ding, X., Zhang, Y., Liu, J., Dai, W., Tsang, H.K.: Continuous cuffless blood pressure estimation using pulse transit time and photoplethysmogram intensity ratio. IEEE Trans. Biomed. Eng. 63(5), 964–972 (2016). https://doi.org/10.1109/TBME.2015.2480679

Article Google Scholar

- Yoon, Y., et al.: Cuff-less blood pressure estimation using pulse waveform analysis and pulse arrival time. IEEE J. Biomed. Health Inform. 22(4), 1068–1074 (2018). https://doi.org/10.1109/JBHI.2017.2714674
- 8. Xing, X., Sun, M.: Optical blood pressure estimation with photoplethysmography and FFT-based neural networks. Biomed. Opt. Express **7**, 3007–3020 (2016)

Article Google Scholar

9. Li, Y., Wang, Z., Zhang, L., Yang, X., Song, J.: Characters available in photoplethysmogram for blood pressure estimation: beyond the pulse transit time. Australas. Phys. Eng. Sci. Med. 37(2), 367–376 (2014). <u>https://doi.org/10.1007/s13246-014-0269-6</u>

Article Google Scholar

10. Martínez, G., et al.: Can photoplethysmography replace arterial blood pressure in the assessment of blood pressure? J. Clin. Med. **7**(10), 316 (2018)

Google Scholar

11. Elgendi, M., et al.: The use of photoplethysmography for assessing hypertension. NPJ Digital Med. 2(1), 1–11 (2019)

Google Scholar

12. Cvetkovic, D., Übeyli, E.D., Cosic, I.: Wavelet transform feature extraction from human PPG, ECG, and EEG signal responses to ELF PEMF exposures: a pilot study. Digital Signal Process. **18**(5), 861–874 (2008)

Google Scholar

13. Sannino, G., De Falco, I., De Pietro, G.: Non-invasive risk stratification of hypertension: a systematic comparison of machine learning algorithms. J. Sens. Actuator Netw. 9(3), 34 (2020)

Google Scholar

14. Liang, Y., et al.: Hypertension assessment via ECG and PPG signals: an evaluation using a MIMIC database. Diagnostics **8**(3), 65 (2018)

Google Scholar

15. Liang, Y., et al.: Photoplethysmography and deep learning: enhancing hypertension risk stratification. Biosensors **8**(4), 101 (2018)

Google Scholar

16. Nour, M., Polat, K.: Automatic classification of hypertension types based on personal features by machine learning algorithms. Math. Probl. Eng. **2020**, 1–13 (2020)

Google Scholar

17. Tjahjadi, H., Ramli, K., Murfi, H.: Noninvasive classification of blood pressure based on photoplethysmography signals using bidirectional long short-term memory and time-frequency analysis. IEEE Access **8**, 20735–20748 (2020)

Article Google Scholar

18. Yao, L., Liu, W.: The hypertension assessment based on features extraction using a PPG signal and its derivatives. Physiol. Measur. (2020)

Google Scholar

19. Tjahjadi, H., Ramli, K.: Noninvasive blood pressure classification based on photoplethysmography using k-nearest neighbors algorithm: a feasibility study. Information 11(2), 93 (2020)

Article Google Scholar

20. Liang, Y., et al.: A new, short-recorded photoplethysmogram dataset for blood pressure monitoring in China. Sci. Data **5**, 180020 (2018)

Google Scholar

21. Pimentel, M.A.F., et al.: Toward a robust estimation of respiratory rate from pulse oximeters. IEEE Trans. Biomed. Eng. **64**(8), 1914–1923 (2016)

Google Scholar

An Imperative Diagnostic Framework for PPG Signal Classification Using GRU | SpringerLink

22. Su, P., et al.: Long-term blood pressure prediction with deep recurrent neural networks. In: 2018 IEEE EMBS International Conference on Biomedical and Health Informatics (BHI). IEEE (2018)

Google Scholar

23. Jindal, V., et al.: An adaptive deep learning approach for PPG-based identification. In: 2016 38th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). IEEE (2016)

Google Scholar

24. Sesso, H.D., et al.: Systolic and diastolic blood pressure, pulse pressure, and mean arterial pressure as predictors of cardiovascular disease risk in men. Hypertension 36(5), 801–807 (2000)

Google Scholar

25. Ye, S.Y., et al.: Estimation of systolic and diastolic pressure using the pulse transit time. World Acad. Sci. Eng. Technol. **67**, 726–731 (2010)

Google Scholar

26. Goldberger, A.L., et al.: PhysioBank, PhysioToolkit, and PhysioNet: components of a new research resource for complex physiologic signals. Circulation 101(23), e215–e220 (2000)

Google Scholar

27. Faragallah, O.S.: Efficient video watermarking based on singular value decomposition in the discrete wavelet transform domain. AEU-Int. J. Electron. Commun. 67(3), 189–196 (2013)

Google Scholar

28. Chen, G.: Automatic EEG seizure detection using dual-tree complex wavelet-Fourier features. Expert Syst. Appl. **41**(5), 2391–2394 (2014)

Article Google Scholar

29. Kingsbury, N.: Complex wavelets for shift invariant analysis and filtering of signals. Appl. Comput. Harmonic Anal. **10**(3), 234–253 (2001)

Article MathSciNet Google Scholar

30. Selesnick, I.W., Baraniuk, R.G., Kingsbury, N.C.: The dual-tree complex wavelet transform. IEEE Sig. Process. Mag. **22**(6), 123–151 (2005)

Article Google Scholar

31. Manoharan, S.: A Dual tree complex wavelet transform construction and its application to image denoising. Int. J. Image Process. (IJIP) **3**(6), 293 (2010)

Google Scholar

32. Liang, Y., et al.: An optimal filter for short photoplethysmogram signals. Sci. Data **5**, 180076 (2018)

Google Scholar

33. Cui, Z., et al.: Deep bidirectional and unidirectional LSTM recurrent neural network for network-wide traffic speed prediction. arXiv preprint arXiv:1801.02143 (2018)

An Imperative Diagnostic Framework for PPG Signal Classification Using GRU | SpringerLink

34. Lo, F.P.-W., et al.: Continuous systolic and diastolic blood pressure estimation utilizing long short-term memory network. In: 2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). IEEE (2017)

Google Scholar

35. Yildirim, O., et al.: A new approach for arrhythmia classification using deep coded features and LSTM networks. Comput. Methods Programs Biomed. **176**, 121–133 (2019)

Google Scholar

- **36.** Chollet, F.: Keras: deep learning library for theano and tensorflow. **7**(8), T1 (2015). <u>https://keras.io/k</u>
- 37. Abadi, M., et al.: Tensorflow: a system for large-scale machine learning. In: 12th
 USENIX symposium on operating systems design and implementation (OSDI 2016).
 2016

Google Scholar

38. Chung, J., Gulcehre, C., Cho, K., Bengio, Y.: Empirical evaluation of gated recurrent neural networks on sequence modeling. In: NIPS 2014 Workshop on Deep Learning, December 2014 (2014)

Google Scholar

- **39.** Yin, W., Kann, K., Yu, M., Schütze, H.: Comparative study of CNN and RNN for natural language processing. arXiv preprint <u>arXiv:1702.01923</u> (2017)
- **40.** Smith, S.L., Kindermans, P.–J., Ying, C., Le, Q.V.: Don't decay the learning rate, increase the batch size. In: International Conference on Learning Representations (2018)

Google Scholar

Author information

Authors and Affiliations

Department of IT, VNR VJIET, Hyderabad, 500 090, T.S, India Nimmala Mangathayaru, Shilhora Akshay Patel, G. Sai Mohan & B. Lalith Bharadwaj

Department of CSC, JNTUH, Hyderabad, 500 085, T.S, India B. Padmaja Rani

Department of CSC, Vaagdevi Engineering College, Warangal, 506 006, T.S, India V. Janaki

Corresponding author

Correspondence to Nimmala Mangathayaru.

Editor information

Editors and Affiliations

Papua New Guinea University of Technology, Lae, Papua New Guinea Ashish Kumar Luhach

Namibia University of Science and Technology, Windhoek, Namibia Dharm Singh Jat

Universiti Malaysia Pahang, Pekan, Pahang, Malaysia Kamarul Hawari Bin Ghazali

University of Eastern Finland, Kuopio, Finland Xiao-Zhi Gao

Saint Mary's University, Halifax, NS, Canada Pawan Lingras

Rights and permissions

Reprints and permissions

Copyright information

© 2021 Springer Nature Singapore Pte Ltd.

About this paper

Cite this paper

Mangathayaru, N., Padmaja Rani, B., Janaki, V., Patel, S.A., Sai Mohan, G., Lalith Bharadwaj, B. (2021). An Imperative Diagnostic Framework for PPG Signal Classification Using GRU. In: Luhach, A.K., Jat, D.S., Bin Ghazali, K.H., Gao, XZ., Lingras, P. (eds) Advanced Informatics for Computing Research. ICAICR 2020. Communications in Computer and Information Science, vol 1393. Springer, Singapore. https://doi.org/10.1007/978-981-16-3660-8_57

.RIS生 .ENW生 .BIB生

DOI	Published	Publisher Name
https://doi.org/10.1007/97	20 June 2021	Springer, Singapore
8-981-16-3660-8_57		
Print ISBN	Online ISBN	eBook Packages
978-981-16-3659-2	978-981-16-3660-8	Computer Science
		Computer Science (R0)

Publish with us

Policies and ethics 🗗

Journal of Network Security

HOME ABOUT LOGIN REGISTER SEARCH CURRENT ARCHIVES ANNOUNCEMENTS AUTHOR GUIDELINES REFERENCING PATTERN SAMPLE RESEARCH PAPER SAMPLE REVIEW PAPER PUBLICATION MANAGEMENT TEAM STM HOME PAGE REGISTER PUBLICATION ETHICS & MALPRACTICE STATEMENT EDITORIAL TEAM

Home > Vol 10, No 3 (2022) > Subrahmanyam

Open Access Subscription Access

An Experimental Approach of Machine Learning Algorithms to Detect Botnet DDoS Attacks Voore Subrahmanyam, Vinnakota Shivani, Siraboina Prasunanju, Akula Pranay, Sanikommu Shreya Reddy

Abstract

Botnets are one of the threats in a network to hamper the quality of the network by disrupting theresources of the network. These Botnets can be controlled remotely by Botmaster. The Machine Learning Algorithms play a major role to detect and control the Botnets that cause to DDoS attacks, malwares and phishing attacks that are vulnerable to network resources. The DDoS attacks are most dangerous malware events that disrupt whole network. To solve DDoS attacks, various methods and algorithms are proposed. In this study, we proposed K-means Unsupervised Learning (USML) algorithm. In the proposed methodology, we conduct a practical approach, analyzing by ML algorithms i.e., K-means algorithms for the detecting Botnet DDoS attacks. For experimental analysis, we consider the UNBS-NB real-time datasets. In this approach, we compare K-means algorithms with Support Vector Machine (SVM), Artificial Neural network (ANN), Naive Bayes (NB) and Decision Tree (DT) for performance-based comparison. In results, we find that K-means (USML) is showing better performance than other machine learning algorithms.

Keywords

Botnet, Distributed Denial of Service (DDS) attacks, machine learning algorithms, Kmeans algorithm

Full Text:

OPEN JOURNAL SYSTEMS

Journal Help

SUBSCRIPTION Login to verify subscription



NOTIFICATIONS

Login







FONT SIZE